A Wormhole Router Design progress report

Wei Song 30/07/2009

Advanced Processor Technology Group The School of Computer Science 2014/5/13

Content

Motive and Plans

MANCHESTER


- Wormhole router
 - Channel Slicing, motivation
 - Lookahead, critical cycle
 - Implementation
- XY/Stochastic routing scheme

Why a wormhole router now

• Easy

MANCHESTER

- Smallest cycle period
- Early performance estimation
- Proof of channel slicing



Plan for Router Design (1)

• Wormhole router

MANCHESTER

- Speed estimation, basic design flow
- Channel slicing, lookahead pipeline
- Spatial Design Multiplex (SDM) router
 - Utilizing channel slicing (provide virtual circuit)
 - M sub-channels on a port, crossbar*M
 - Benes, Clos switch network (ATM)
 - Route scheduling in the multi-stage switch

Plan for Router Design (2)

- Dynamic Link Allocation
 - Allocate idle sub-channels to active virtual circuits to reduce frame latency
 - Arbitration planning, crossbar reconfiguration and buffer planning
- Fault-tolerance

MANCHESTER

The University of Mancheste

Error detection, deadlock recovery, route scheduling algorithm

Plan for Router Design (3)

• QoS

MANCHESTER


- Virtual circuit is latency and bandwidth guaranteed (weak if dynamic link allocation is used)
- Best Effort is a problem
- Priorities for virtual circuit setup (reduce circuit setup time for high priority services)



Content

- Motive and Plans
- Wormhole router
 - Channel Slicing, motivation
 - Lookahead, critical cycle
 - Implementation
- XY/Stochastic routing scheme

ChSlice: motive



Advantages: data on all sub-channels are synchronized, ease the time division multiple access (TDMA) techniques, such as virtual channel and TDMA


Drawbacks: low speed (66% on CD)

Advanced Processor Technology Group The School of Computer Science

MANCHESTER

The University of Manchester MANCHESTER 1824

ChSlice: implementation





ChSlice: conclusion

- Advantage
 - fast

MANCHESTER


- Overhead
 - extra controllers
 - larger wire-count
- No TDMA techniques but SDM is easy.





Content


- Motive and Plans
- Wormhole router
 - Channel Slicing, motivation
 - Lookahead, critical cycle
 - Implementation
- XY/Stochastic routing scheme

Lookahead: pipeline style










Advanced Processor Technology Group The School of Computer Science 2014/5/13

Lookahead: conclusion

- Advantage
 - fast


MANCHESTER

- Disadvantage
 - not QDI
 - a small area overhead



Advanced Processor Technology Group The School of Computer Science


Lookahead: critical cycle



The University of Manchester

MANCHESTER 1824

Lookahead: implementation



2014/5/13




Content

- Motive and Plans
- Wormhole router
 - Channel Slicing, motivation
 - Lookahead, critical cycle
 - Implementation
- XY/Stochastic routing scheme




The University of Manchester

Router: structure



Router: data path

MANCHESTER 1824





Router: layout

- Faraday 130nm Technology
- 32-bit, 5 ports, XY routing algorithm
- 0.3x0.3mm (14.3K gates, 0.057mm²)
- Typical corner (25 °C 1.2V)
- Cycle period 1.7 ns (2.35GByte/s per port)

The University of Manchester

MANCHESTER

ChSlice and Lookahead

	ChSlice & LH	ChSlice	No ChSlice/LH
Period	1.7 ns	2.2 ns	2.9 ns
Latency	$1.7 \mathrm{ns}$	$2.1 \mathrm{ns}$	$2.8 \mathrm{~ns}$
Route Overhead	0.8 ns	$0.8 \mathrm{~ns}$	$0.8 \mathrm{ns}$

Block	ChSlice & LH	ChSlice	No ChSlice/LH
Input Buffers	$6.2\mathrm{K}$	5.8K	4.3K
Output Buffers	$4.5\mathrm{K}$	$4.5\mathrm{K}$	$4.4\mathrm{K}$
Crossbar	$3.3\mathrm{K}$	$3.2\mathrm{K}$	$2.4\mathrm{K}$
Other	$0.5\mathrm{K}$	$0.4\mathrm{K}$	$0.2\mathrm{K}$
Total	14.5K	13.9K	11.3K

Speed: ChSlice 24.1% LH 17.2% Area: ChSlice 23.0% LH 5.3%

Advanced Processor Technology Group The School of Computer Science 2014/5/13


Compare to other routers

- MANGO: 1.26ns; 0.12um; bundled data
- ANoC: 4ns; 0.13um; 1-of-4

MANCHESTER

- QNoC: 4.8ns; 0.18um; bundled data
- ASPIN: 0.88ns; 90nm; dual-rail & bundled data
- Our: 1.7ns; 0.13um; 1-of-4 & lookahead

Speed vs. data width





Content

- Motive and Plans
- Wormhole router
 - Channel Slicing, motivation
 - Lookahead, critical cycle
 - Implementation
- XY/Stochastic routing scheme

XY/Stochastic

Motive

MANCHESTER


- Two routing algorithm is complicated
- The deadlock problem
- The involvement of network interfaces
- Keep router simple
- Solution
 - Router: XY
 - Network interface: generate, consume, or forward (random)




XY/Stochastic (request path)

Router Only

XY/Stochastic









XY/Stochastic (ack path)

Same Path

Single Jump







Compare

- Rely on routers
 - A larger router (Special router design)
 - Longer routing overhead
 - Deadlocks
 - Shorter search time
- XY/Stochastic routing
 - Smaller router (normal router design)
 - Shorter routing time
 - Only deadlocks caused by errors
 - Longer search time (higher priority by QoS)



Conclusion

- Router design plan

 Wormhole router is the first step
- Wormhole router
 - Channel slicing
 - SDM is better than TDMA for asynchronous routers
- XY/Stochastic routing

Question?

Advanced Processor Technology Group The School of Computer Science

2014/5/13