

Untethering the Rocket-Chip


Producing a stand-alone lowRISC SoC

Wei Song
07/10/2015


Background

- Rocket-chip
 - An open-source SoC from UC Berkeley
 - Rocket core
 - RISC-V 64 ISA
 - 5/6 stage single-issue in-order processor
 - Non-blocking L1 D\$
 - Performance comparable to ARM Cortex-A5
 - Chisel (RTL, OO, functional)
 - Zynq FPGA (ARM A9), Linux bootable
 - Full cross-compilation tool chain


Rocket-Chip




lowRISC-Chip




Memory Mapped IO (1)



Memory Mapped IO (2)




Bootloading Procedure (1)



Bootloader

Copy Linux image from SD to DDR3 using IO space (bypassing L1/L2).

Bootloading Procedure (2)



Bootloading Procedure (3)

