MANCHESTER 1824

GAELS Progress

Wei Song 13/03/2013

Content

Tool flow

MANCHESTER

The University of Manchester

- Progress
 - Signal-level DFG
 - Register Relation Graph (RRG)
 - FSM detection
- Future works
- Conclusion



Tool flow



Advanced Processor Technologies Group The School of Computer Science



Advanced Processor Technologies Group The School of Computer Science

Hypotheses in Partition Detection



Advanced Processor Technologies Group The School of Computer Science controlled by FSMs.

Progress from Last Meeting

- Signal-level Data Flow Graph (DFG)
 - Parse Verilog to AST

MANCHESTER

The University of Mancheste

- AST to DFG conversion
- Arc type detection
- Register Relation Graph
- Automatic FSM detection

Detect all FSMs, counters and flags with finite state spaces



The University of Mancheste

Signal-level DFG





The University of Mancheste

Signal-level DFG





Signal-level DFG



Advanced Processor Technologies Group The School of Computer Science

MANCHESTER 1824

Register Relation Graph

10



Iterate all paths between two registers and reduce them to one or two arcs in RRG. (dynamic programming is used)

Advanced Processor Technologies Group The School of Computer Science rstn FF cnt \mathbf{FF} state yellow red green



MANCHESTER

FSM detection

- At least one of an FSM's output paths is a self-loop path.
- At least one of an FSM's output paths is a control path towards another register.
- All input data of an FSM comes from self-loop paths or constant numbers.





Test Cases

Design	DFG Nodes	Registers	Time	FSMs		Rate	Types			
				Reported	Verified	Nate	FSM	Counter	Bit	Fake
OR1200	2074	124	< 1s	19	17	89%	7	5	5	2
Reed-Solomon	1063	325	2.0s	55	53	96%	6	35	12	2
H.264/AVC	7043	855	7.1s	55	49	89%	13	30	6	6

OR1200: micro processor, combinational loop, program counter.

RS decoder: ad hoc coding style, multiple signals in one always block, use range as control

H.264: large design with large fanouts (a global counter with 400 fanouts, 280K unfolded output paths).

False negative error: not found False positive error: around 10%

Causes of error: combinational loop, range expression, sequential assigns.

Advanced Processor Technologies Group 12 The School of Computer Science

Compare with Others

Coding style

MANCHESTER

The University of Mancheste

- Synthesis tools like DC
- Only recognise FSMs written in standard one or two always blocks
- Pattern recognition
 - [Liu2000] recognise FSMs described in an always block (block level granularity).
 - No support for explicit type detection.



Future works

- Boundary detection
 - Pattern of the buses with variable data rate
 - Pattern of on-chip buses
 - Pattern of FIFOs
 - Relations between controllers



Conclusions

- Large scale Verilog designs have been parsed and converted into signal level DFGs
- FSMs and controlling counters have been automatically detected
- Need a method to detect available system boundaries