GAELS Progress

Wei Song 31/08/2012

Content

Tool flow

MANCHESTER

The University of Mancheste

- Progress
 - Verilog Parser
 - Tcl user interface
 - Petri-Net graphic library
- Future works
- Issues
- Conclusion



The University of Manchester

Tool flow



Advanced Processor Technologies Group The School of Computer Science



Advanced Processor Technologies Group The School of Computer Science

Progress from Last Meeting

- Verilog Parser
 - More supported features
- User Interface
 - A fully embedded Tcl interpreter (v8.5)
- Petri-Net (PN) Library
 - Support hierarchical TCPN (expected)
 - PNML standard (and dot, GML, SVG)
 - Automatic layout for GUI

Verilog Parser

- Preprocessor (Macro support)
 - VPreProcessor from Perl-Verilog tool suite
 - https://github.com/wsong83/vpreproc
 - Full language features (SystemVerilog)
- Parser

MANCHESTER

The University of Mancheste

- Understand all synthesizable Verilog
- Semantic (Paring tree)
 - Parameter, module, input/output port, reg/wire/integer, always, <=, =, if/else, case</p>
 - Features not supported yet:
 - Inout port, for loop, generation block, library gates

Advanced Processor Technologies Group The School of Computer Science

Verilog Parser

Elaboration

MANCHESTER

The University of Mancheste

- Automatic parameter expansion
- Module renaming (parameter suffix)
- Hierarchical module linkage
- Port direction check
- Multi-driver, no-driver and no-load check
- Conservative simplification (preserving logic rationales between signals and always blocks)

Advanced Processor Technologies Group The School of Computer Science

Verilog Parser

- Verification (no error coverage)
 - Read in OpenRISC 1200 processor
 - One line change in the source code:
 wire flag = 1'b1;
 - Change to

MANCHESTER

The University of Manchestel

wire flag;

assign flag = 1'b1;

• Small demo later (with Tcl UI)

User Interface

- Reasoning for CMD env.
 - Large scale designs (no schematic design view)
 - Command line environment is efficient and has a low memory footage
 - Synchronous users are familiar with it
 - GUI may not be useful when designs are large
- Solution

MANCHESTER

The University of Manchester

- Full embedded Tcl interpreter
- Extra tool related Tcl commands and global variables
- Special support to display TCPNs

C++/Tcl

C++/Tcl

MANCHESTER

- A C++ / Tcl interface library
- https://github.com/wsong83/cpptcl
- Design by Maciej Sobczak (2004-2006)
- Features:
 - C++ wrapper for Tcl C APIs
 - Easy command expansion (my addition)
 - Read/Write Tcl variables
 - Tracing Tcl variables (my addition)



Demo

- Parsing and elaboration of OR1200
 ./bin/avs_shell
 - > source ../test/avs_test.tcl
 - > elaborate or1200_top
 - > write -hierarchy
 - > exit

Petri-Net Library

- CppPNML library
 - https://github.com/wsong83/cppPNML
 - C++ PN Graphic library
 - Wrapper C++ classes to hide internals
 - Boost Graphic Library to store diagrams
 - Multi-maps/sets (associated containers) to store indices and identifiers
 - Open Graphic Design Framework (OGDF) for automatic layout

MANCHESTER

Example: a simple PT-net



Advanced Processor Technologies Group The School of Computer Science 31/08/2012

MANCHESTER 1824









Advanced Processor Technologies Group The School of Computer Science



MNMA allocator



Advanced Processor Technologies Group The School of Computer Science

MNMA: OGDF



31/08/2012

MANCHESTER 1824





Format supported

- Output formats
 - PNML (place, initial marking, transition, arc) (color, set, guard, read arc)
 - GraphViz: Dot
 - GML and SVG (no token)
- Input formats
 - PNML (pugixml XML parser)
 - GML (internal use)
- pnml2pdf (Qt 4.7)



Tool summary

- AVS(Asynchronous Verilog Synthesiser)
 - <u>https://github.com/wsong83/Asynchronous-Verilog-</u>
 <u>Synthesiser</u>
 - Third party tools / libraries used:
 - GNU C++ / C++0x / Boost
 - Bison / Flex
 - GNU MP Lib
 - Tcl/Tk 8.5
 - C++/Tcl
 - VPreProcessor (embedded)
 - OGDF 2012.07
 - Pugixml (embedded)
 - Qt 4.7



The University of Mancheste

Future works

- cppPNML library
 - couple of months
 - Reference node, color, set, guard, time, arcs
- TCPN extraction
 - Starting from September
 - Hopefully some results in next meeting



Issues: why TCPN?

• Place Transition (PN) net is difficult to represent conditions.

always @(posedge clock) if(a) b <= c; else b <= d;



Advanced Processor Technologies Group The School of Computer Science

Conditions using PN-Net

always @(posedge clock) if(a) b <= c; else b <= d;



Conditions using PN-Net

always @(posedge clock) if(a) b <= c; else b <= d;



Conditions using PN-Net

always @(posedge clock) if(a) b <= c; else b <= d;



Advanced Processor Technologies Group The School of Computer Science

Conditions using PN-Net

always @(posedge clock) if(a) b <= c; else b <= d;

Well, this works. What is the practical meaning of sinks? Anyway to simplify it?

Advanced Processor Technologies Group The School of Computer Science



MANCHESTER 1824 **Conditions using PN-Net**



Advanced Processor Technologies Group The School of Computer Science



Issues: why TCPN?

- How to represent clock and flip-flops?
 - Does clock matter? YES





Simplification using TCPN



Advanced Processor Technologies Group The School of Computer Science

MANCHESTER 1824

Problem with PNML

- Petri-Nets described by PNML are uniquified!
 - Hierarchy is supported by page and refnode.
 - Refnode in PNML must reference to a unique node

<referencePlace id="ref_id" ref="org_id">

- Every module represented by a page in PNML can have only one entity (uniquified).
- Modular PNML

MANCHESTER

The University of Mancheste

> Ekkart Kindler, Laure Petrucci. "Towards a Standard for Modular Petri Nets: A Formalisation." In proc. of *Petri Net 2009*.



Conclusions

- Still working on tool preparation

 Parser, UI and Graphic Library
- Try to extract Timed Colored PN from RTL designs.
 - Simple nets
 - Simplification